

Day 1: Sept 29, 2023 (Friday)						
07:45-09:00	Registration Lecture Theater Complex (LTC)					
09:00-11:00	Tutorial-1 (LTC-5102) ASIC Design Flow Mr. Sunil Nanda, Ex-Nvidia					
11:00-11:30	Tea Break					
11:30-13:30	Tutorial-2 (LTC-5102) VLSI Architecture Design: Concepts & Choices Architectural Exploration and High-Level Synthesis in Automotive VLSI Systems Prof. Chandra Shekhar and Dr. Prateek Sikka					
13:30-14:30	Lunch Break					
14:30-16:00	Tutorial -3 (LTC-5102) Basics of Design for Test and Diagnosis, Cadence					
16:00-16:30	Tea Break					
16:30-18:00	Tutorial-4 (LTC-5102) Pushing the Limits of Semiconductor Scaling Cadence			Tutorial-5 (LTC-5105) MBIST Implementation of Shared Bus Interface Integrated Memories eInfochips		
18:00-18:30	COFFEE with MICRON: A Student Interaction					
20:00-21:00	Dinner					
Day 2: Sept 30, 2023 (Saturday)						
07:30-09:15	Registration (Lecture Theater Complex (LTC)) Inauguration Function VDAT-2023 (Venue: LTC-5105) Address by Prof. V Ramgopal Rao, Vice-Chancellor, BITS, Pilani Address by Prof. Sudhir Kumar Barai, Director, BITS, Pilani Address by Dr. P. C. Panchariya, Director, CSIR-CEERI, Pilani Address by Prof. Chandra Shekhar, General Chair, VDAT-2023 Address by Prof. M Balakrishnan, General Chair, VDAT-2023 Address by Dr. Satya Gupta, President, VSI					
09:15-09:45	Keynote – I (LTC-5105) Memories at the Heart of Intelligent Systems Anand Ramamoorthy, Micron Technology					
09:50-10:30	Tea Break					
10:40-11:10	Keynote – II (LTC-5105) Verification Challenges for Next Generation Automotive and AI Designs Apoorwa Kapse, Marvell Technology					
11:10-12:00	Paper Presentation: Session 1 (LTC-5104) Analog					
			Paper Presentation: Session 2 (LTC-5105) Digital		Paper Presentation: Session 3 (LTC-5102) Devices	
12:00-13:30	1.1	170	2.1	84	3.1	185
	1.2	38	2.2	142	3.2	73
	1.3	30	2.3	181	3.3	133
	1.4	154	2.4	76	3.4	136
	1.5	49	2.5	129	3.5	46
13:30-14:30	Lunch Break					
14:30-15:10	Invited Talks – I (LTC-5105) Generative AI for IoT Systems Prof. Santanu Chaudhury, Director IIT Jodhpur					
15:10-15:50	Invited Talks – II (LTC-5105) ASIC/SOC design methodologies and AI assisted design Subhash Chintamaneni, Micron Technology					
15:50-16:20	Tea Break					
16:20-17:50	Paper Presentation: Session 4 (LTC-5104) Analog		Paper Presentation: Session 5 (LTC-5105) Digital		Paper Presentation: Session 6 (LTC-5102) Devices	
	4.1	176	5.1	167	6.1	67
	4.2	63	5.2	110	6.2	69
	4.3	74	5.3	145	6.3	200
	4.4	39	5.4	152	6.4	107
	4.5	148	5.5	31	6.5	92
18:30-19:15	Brain Storming Panel-I: Semiconductor Ecosystem for a Push Towards Aatma Nirbhar Bharat Prof. V Ramgopal Rao, Prof. Chandra Shekhar, Prof. M. Balakrishnan, Prof. G S Visweswaran, Prof. Dinesh Sharma, Dr. Satya Gupta, Ms. Chitra Hariharan					
19:30-22:00	Banquet Talk & Dinner					
Day 3 Oct. 01, 2023 (Sunday)						
07:30-09:15	Registration (Lecture Theater Complex (LTC))					
09:15-09:55	Invited Talk – III (LTC-5105) Role of Advanced Memory Technology in Emerging Technologies Partha Parthasarathy, Micron Technology					
10:00-10:40	Invited Talk – IV (LTC-5105) RF IV Characterization Mr Vishal Gupta, Keysight Technologies					
10:40-11:10	Tea Break					

Paper Presentation: Session 7 (LTC-5104)			Paper Presentation: Session 8 (LTC-5105)			Paper Presentation: Session 9 (LTC-5102)			
Analog			Architectures			Security_Emerging			
11:15-13:00	7.1	127	Design and Analysis of Low-Power Protection Circuits for LDO Regulators	8.1	58	B-box: An Efficient and Configurable RISC-V Bit Manipulation IP Generator	9.1	54	A 2D transformation technique for Nearest Neighbor Realization of Quantum Circuits
	7.2	172	Comparative study of FET based biosensors with metal oxide stacked sensing membrane	8.2	90	CoDriVer: A Tool for Coverage-driven Functional Verification of RISC-V Processors	9.2	166	LightLock: Ensuring Hardware IP Security in IoT Environment with Lightweight Logic Locking
	7.3	81	Preventing Costly Iterations by Delivering SoC Congestion Aware Standard Cell Lib using Pin Accessibility Checker	8.3	195	FPGA Implementation of Resource-Efficient Cube Calculation Architecture using Yavadunam Sutra	9.3	79	Indigenous Development of SPARC Processor based Radar Controller (SPRC) ASIC
	7.4	150	A 0.076-mW 9.8-ENOB 1-MS/s SAR ADC using novel R-C hybrid DAC	8.4	37	High Throughput Multiple Device Diagnosis System for Hierarchical Test Designs	9.4	171	A Walkthrough of Reconfigurable SV-UVM based MIPI Standard UniPro2.0 IP DV Test bench: Challenges and Approaches
	7.5	48	Efficient 1-bit Hybrid Full Adder Design with Low Power Delay Product using FinFET-TGDI Technology: Simulation and Comparative Study	8.5	196	A Hybrid BAT Algorithm for Scheduling Droplet Mixing Operations in Digital Microfluidic Biochips	9.5	72	Reducing layout design cycle iterations by resizing and spitting electrically violated pins by push button
13:30-14:30	Lunch Break								
14:30-15:20	Invited Talk V (LTC-5105)								
	Low Power Test Sequence Generation for Robust Testable PDF								
	Prof. Anzhela Matrosova								
15:30-16:45	Paper Presentation: Session 10			Paper Presentation: Session 11			Paper Presentation: Session 12		
	Analog (LTC-5104)			Security (LTC-5105)			Emerging Fields (LTC-5102)		
	10.1	182	Characterization of Multi-Vt Transistors for Analog IC Design in Sub-nanometer Technologies	11.1	123	An Efficient Hardware Implementation of Elliptic Curve Point Multiplication over GF(2 ^m) on FPGA	12.1	86	Accuracy Reconfigurable Carry Bypass Approximate Adder as Co-processor to RISC V
	10.2	141	AlN/ β -Ga ₂ O ₃ HEMT For Low Noise Amplifier	11.2	190	Test Vector Generation for Detecting Hardware Trojan using Machine Learning Approaches	12.2	183	A NAND Flash Memory Controller for Energy-Constrained Edge Computing Applications
	10.3	85	Design and Analysis of Modified Strong Arm Latch Comparator with Reduced Kickback Noise	11.3	75	An Optimized Hardware Implementation of ASCON Cipher for IoT Applications	12.3	177	A Test Generation Approach for Spiking Neural Network Simplification
10.4	61	Construction of non-rectangular floor plans for properly triangulated planar graphs	11.4	119	A High-Speed Bitwise Computation in SRAM using Assisted Bitline Charging/Discharging	12.4	197	Approach Towards In-Memory Computing Based Hamming Code Implementation for Error Correction and Detection	
16:45-17:00	Tea Break								
17:00-17:30	Travel to CEERI								
17:30-18:30	Brain Storming Panel-II: Semiconductor Ecosystem for a Push Towards Aatma Nirbhar Bharat, CSIR-CEERI								
	Dr. V Ramgopal Rao, Dr. P. C. Panchariya, Dr. Chandra Shekhar, Dr. M. Balakrishnan, Prof. G S Visweswaran, Prof. Dinesh Sharma & Others								
18:30-19:00	Valedictory Function: Award and Certificate Ceremony								
19:15-20:00	Technology Display from CEERI								
20:00-22:00	Dinner								